Abstract. Ultra low power applications can take great advantages from adiabatic circuitry. In this technique a multiphase system is used which consists ideally of trapezoidal voltage signals. The input signals to be processed will often come from a function block realized in static CMOS. The static rectangular signals must be converted for the oscillating multiphase system of the adiabatic circuitry. This work shows how to convert the input signals to the proposed pulse form which is synchronized to the appropriate supply voltage.
Introduction
Adiabatic circuitry can save energy in the frequency domain up to about 100 MHz which is interesting for digital signal processing. The family considered in this work is the Positive Feedback Adiabatic Logic (PFAL) (Vetuli et al., 1996; Blotti et al., 2000) because it has very low energy dissipation
Correspondence to: J. Fischer (juergen.fischer@ei.tum.de) and shows the best performance at high frequencies. The needed signal waveforms are equivalent to the signals for Efficient Charge Recovery Logic (ECRL) and 2N-2N2P (Moon et al., 1996; Kramer et al., 1995) . These families use symmetrical trapezoidal supply voltages and dual rail encoded input/output signals. A comparison of ECRL, 2N-2N2P and PFAL was performed in Amirante et al. (2001) regarding to the frequency dependent energy dissipation and the robustness against parameter variations. The energy dissipation can amount 13% or less than that of static CMOS which has the fundamental limit of 1 2 CV 2 DD . The goal of this paper is to present the integration of adiabatic function blocks in a standard CMOS environment. The important circuits for this matter are the converters. They consist not only of a stage which converts the signal into the right pulse shape and phase but also of a synchronizing circuit. The design of the entire conversion stage is comparable to the one for static CMOS buffer stages. For synchronizing the incoming signal from the static CMOS block to the supply clock of the adiabatic circuits the 4-phase system will provide the timing information. Thus the benefits of this system will be explained first before the synchronized converter is presented. Adder structures vary in the way the data can be applied to their input. The Carry Lookahead Adder (CLA) which is the best choice for internal data needs parallel input data. That means the input data are driven by the same phase. The Ripple Carry Adder (RCA) with its cascaded full adders can also handle serial data. This is useful for off-chip data sources. The number of pads is often limited so that a serial input is necessary. By the right arrangement of the converters, the RCA can be used for the serial input without any additional buffer stages.
4-phase system
We have chosen ECRL, 2N-2N2P and PFAL because of their favorable properties with respect to design and implementation. They are robust against parameter variations and their energy dissipation is low even at high frequencies. Because of the dual rail encoding the oscillator sees a constant load and the design of high efficiency oscillators has been simplified. A presentation of an oscillator design is given in Bargagli-Stoffi et al. (2002) . The ideal waveform for the supply voltage is shown in Fig. 1a . It can be divided in four states of equal length. The precharge/evaluation state is characterized by the increasing voltage ramp, which allows to load the capacitance efficiently regarding to energy dissipation. During the hold state the output value is valid and can be evaluated by the next stage. By decreasing the voltage a recovery of energy is achieved. During the wait state the supply voltage is zero and no leakage current flows. As mentioned before the evaluation of one stage and the holding of the former stage have to take place at the same time so that two subsequent phases are shifted by 90 degrees (Fig. 1b) . Altogether there are four phases, and during one period four functions can be executed. Thus the effective throughput rate can be up to four times higher than the adiabatic clock frequency. In order to reach the minimum energy dissipation the value of 90 degree shift should be achieved exactly by proper oscillator design . Because of this accurate relation between the phases the synchronization signal can be extracted from them.
Converter

Basic input converter without synchronization
The prerequisite of the presented converter is the presence of the supply clocks with their accurate trapezoidal waveform. These signals will also act as supply for the intrinsic converter (Fig. 2a) . Thus the pulse shaping will be provided by the oscillator and the static signals only need to control switches. If the output node follows the supply clock it will be at a HIGH level in adiabatic circuitry. Otherwise if the output stays at ground the signal is at the LOW level. In order to generate an adiabatic high level a transmission gate is the best choice as pull-up tree. The provided trapezoidal supply clock can pass the transmission gate without disturbances, such as voltage steps due to the threshold voltage. The dimensioning of the transmission gate should follow that for static CMOS. The equivalent resistance must fit the requirements. In adiabatic circuitry the delay of the stages is not important but the energy dissipation which is strongly dependent on the resistance. The dimensioning of the transmission gate or the minimization of the equivalent resistance is a tradeoff between area consumption and energy dissipation. In order to avoid a deformation of the adiabatic signal, the static CMOS input signal of the converter must not be switched during the whole precharge, hold and recovery states. Thus the static signal switches only during the wait state, when the supply clock is at ground. To generate an adiabatic low level, the output has just to be clamped at ground. Therefore a n-channel transistor is sufficient as pulldown tree. Because the resistance of the n-channel transistor does not influence the energy dissipation its dimension can be chosen minimal.
Input converter with synchronization
In order to produce a dual rail encoded trapezoidal signal with the phase 1 two basic converters are needed (Fig. 2b) . They are driven by a static CMOS D-register generating the input and the inverted input signal. To avoid metastability cascaded registers are used. A comparator which compares the preceding supply voltage phase 0 with half of V DD generates the clock for the positive edge-triggered registers. As mentioned above the static input signal must switch only during the wait state of the supply voltage. The synchronization is explained in Fig. 3a for an adiabatic signal having the phase 1 . To have a robust synchronization the switching point should be in the middle of the wait state of 1 that is simultaneous to the precharge state of the preceding phase ( 0 ) . The clock signal can easily be generated by comparing 0 with V DD /2. The simplest comparator for this use is a static CMOS buffer. Of course the delay of the buffer and the register must not exceed half of the wait state which is one eighth of the adiabatic clock period. In most cases, this is fulfilled even with minimal dimensioned gates because of the rather long adiabatic clock period. Because of the exact relation between two phases mentioned in Sect. 2, the whole margin amounts one eighth of the period. To improve the delay an inverter can be used instead of a buffer. But in this case V DD /2 must be compared with the next stage 2 which is in the recovery stage or a negative edge-triggered register must be used.
The comparators generate clock signals with the same 90 degree shift as the oscillator (see Fig. 3b ). An input bitstream applied to all these converters will be sampled by each stage at another specified time. Thus a 4bit word can be transmitted per adiabatic period and the input rate is increased by a factor of four. Of course every output bit of such a 4bit converter has its own phase. If all output data should have the same phase additional buffer stages must be inserted.
Output converter
The conversion of an adiabatic signal to a static one can be achieved in a similar way. A D-register is used to sample the adiabatic output signal in the middle of the hold state. The clock for this sampling operation is generated by a comparator and the proper phase. The output of the D-register is a valid CMOS signal. A four to one multiplexer can follow to obtain a serial output corresponding to the input signal. 
Adder structures
Many adder structures for static CMOS are demonstrated in Weste, Eshraghian (1992) . Most of them can be adapted for adiabatic circuitry. Adders realized in adiabatic circuitry are pipelined structures. Therefore it is possible to apply new data to the input every cycle although it can take longer than one period to get the result. Adiabatic adder structures differ mainly from static CMOS in how long it takes to perform the whole addition.
Carry Lookahead Adder (CLA)
The carry lookahead adder consists of three parts (Fig. 4) . The first stage generates the 'propagate' and the 'generate' signals. These signals are used in the second part to calculate the carry information. In the last stage the sum is built. The important part is the carry generation because by a proper implementation the number of phases can be reduced. The algorithm shows its whole potential if the word width is larger than 8 bit especially for adiabatic circuits. In order to support the adiabatic system design the output signals should all have the same phase which can be evaluated by the subsequent input stage. Then you do not have to care about the phases and automatic placement will work like in static CMOS. Hence one function block should consist of a multiple of four stages. If the word width is smaller than 32 bit additional buffer stages must be integrated to have the proposed output phase. One addition of 32bit will take two adiabatic periods but in every period new data can be fed to the input stage because of the intrinsic pipelined structure of adiabatic circuitry. For internal addition of wide data words the CLA is the preferred choice.
In Fig. 4 also the integration of a CLA into a static CMOS environment is shown. The synchronized converters must provide the parallel input data with the phase 3 so that the first stage with the phase 0 can evaluate it. Therefore 32 converters per term of the sum are synchronized by the phase 2 . The output signals have the phase 3 . If they should be converted to static signals positive edge triggered D-registers are used whose clock signal is generated by a comparison of the subsequent phase 0 and V DD /2.
Ripple Carry Adder (RCA)
A ripple carry adder is built by cascading several full adders. Therefore the time needed for the addition is proportional to the word width, e.g. an 8 bit RCA consists of eight full adders and the addition will take two adiabatic periods. Like in the CLA in every period new data can be fed into the pipeline. So the response time between applying data to the input and receiving the sum at the output is a major drawback of adiabatic RCAs if the word width gets large.
The RCA is especially suitable with serial inputs. The 4bit word converters of Sect. 3.2 transform the data in 4 signals which can directly drive the input stage of the RCA without any additional buffer stages. The minimal number of pads is achieved if the data consists of one bitstream for each term of the sum (Fig. 5a ). This bitstream is divided by an internal demultiplexer into 4 bit words which are converted by the 4 bit word converters. However, as long as the most significant bits (MSBs) are applied to the adder input no valid data are present at the input of the least significant bits (LSBs) and vice versa. Therefore, time which could have been used for processing is wasted and the throughput decreases with larger word width. In order to maximize the throughput the data must be partitionated into parallel bitstreams with forefield multiplexing. This results in two pads in the case of an 8bit RCA (Fig. 5b) . First the 4 LSBs are applied to the first pad. During the next period the 4 MSBs appear at the second pad. Because of the pipelined structure of adiabatic circuitry the LSBs of the next term of the sum can drive the first pad. Of course this principle can be expanded for larger word width.
The method using an internal demultiplexer was implemented on a testchip with a 0.13 µm technology. The requirements were minimal number of pads and no additional buffer stages. The purpose of the testchip is to measure the energy consumption of the 8 bit adders. Therefore the use of additional energy consuming adiabatic circuits should be minimized or avoided. The testchip has not been measured yet but simulations performed with extracted parasitics from the layout show that the presented converter principles will work at frequencies beyond 100 MHz. The interface between the static CMOS and the adiabatic circuits can be designed fast enough, and therefore robust enough, to meet the requirements in the frequency domain in which adiabatic circuitry saves a large amount of energy.
Conclusion
In this work principles are presented which allow to integrate adiabatic function blocks into static CMOS circuits. A synchronized converter is used to generate the dual rail encoded trapezoidal signals which are necessary for the considered adiabatic families PFAL, ECRL and 2N-2N2P. Inside the converter a comparator is used to extract the clock signal for synchronizing the input signal. This clock signal can be used for every timing issue between the two circuitries. The robustness of this signal is an issue of oscillator and comparator design. The oscillator must provide the circuit with four phases which have an exact difference of 90 degrees, otherwise the energy dissipation increases. The comparator's delay is well known and can be adjusted regarding to the timing conditions. By combining the serial input data to 4bit words, the input rate can be increased by a factor of four. This principle can be used to minimize pads at the input. It is also worth noticing that the throughput rate of adiabatic circuits is up to four times higher than the adiabatic frequency because of the 4-phase system. The embedding of adiabatic circuits into a static CMOS environment was a major concern for the use in real application. This issue has now been solved. Adiabatic circuits allow to save energy in a frequency range typical for digital signal processing applications. Therefore adiabatic circuitry can be a suitable ultra low power strategy for digital signal processing in the frequency domain up to hundreds of MHz.
